Supplementary Information

Methods
Preparation of metal catalysts.
(i) Synthesis of 2-4 layer graphene: a 700 nm-thick Cu layer was deposited using a thermal evaporator on a Si wafer with 600 nm thermal oxide, and subsequently a 5 nmthick Ni layer was deposited on the Cu surface for passivation against Cu oxidation caused by water and organic solvents during photolithography steps. We note that the use of this top Ni layer is optional because the Cu oxide layer can be also reduced by flowing H 2 gas during CVD synthesis step. We observed that the existence of the ultra-thin top Ni layer didn't change the quality of the synthesized graphene.
(ii) ~850 layer graphite: a 400 nm-thick Co layer was thermally evaporated and patterned on top of Cu / Ni film using bilayer photoresists (S1813, Shipley and LOR 3A, MicroChem).
(iii) 6-8 layers: same procedure as (ii), except that a 20 nm-thick Ni (instead of the 400 nm-thick Co) layer was deposited.
When the Ni catalyst was used alone without Co and Cu, overall number of graphene layers slightly increases with the thickness of Ni. However, we did not observe synthesis of thick and uniform graphite structures (> 200 nm thick graphite), unlike when utilizing the Co catalyst. Meanwhile, single or few-layer graphene (i.e. bilayer or thicker) was not obtained by using only Co metal catalyst although the thickness was thin enough.
Synthesis of monolithic graphene-graphite. After loading the catalyst substrate onto the edge of a quartz chemical vapor deposition (CVD) chamber, the furnace was heated up to 1000 o C under the flow of H 2 and Ar gases (H 2 : 1200 sccm, Ar: 500 sccm). As the temperature reached at 1000 o C, the substrate was moved to the center of the heating zone using a load-lock system for rapid thermal heating of substrate (movement duration: ~20 sec) to retard lateral diffusion of metals during temperature rising step. CVD growth was carried out under atmospheric pressure with CH 4 (25 sccm) and H 2 (1200 sccm) for 4 minutes, and then the chamber was cooled to room temperature under the flow of Ar (1200 sccm) over ca. 30 min. We note that the residue oxygen and water molecules during the synthesis in atmospheric pressure can affect the level of defects (D bands in Raman spectroscopy) and the device performances (mobility). 
Transfer
Fabrication of monolithic graphene-graphite backgate field-effect transistors (FETs).
Monolithic graphene-graphite FET arrays were synthesized by using spatially patterned catalyst metal films (Cu for graphene channel, and Co for graphite S/D) and defined by using oxygen plasma etching before the transfer onto a substrate.
Subsequently, the patterned graphene-graphite FET structures were coated with the PMMA supporting layer and then transferred onto a degenerately doped Si wafer with a 285 nm-thick thermal oxide layer. PMMA layer was removed with acetone to yield monolithic graphene-graphite backgate FETs. Thermal annealing treatment (~300 °C, vacuum) of monolithic graphene-graphite FET devices was performed for ~3 hrs to remove resist residues on graphene/graphite surface.
Assembly and fabrication of monolithic graphene-graphite topgate FETs. We have employed two approaches to vertically integrate/assemble monolithic graphene-graphite topgate FETs.
(i) As demonstrated in Fig. 4 , we transferred the monolithic graphene-graphite structures onto a flexible and transparent polyether ether ketone (PEEK) film where a 50 nm-thick SiO 2 adhesive layer was pre-deposited using an e-beam evaporator. After covering probecontact pads of graphite S/D electrodes with a PDMS shadow mask, a 400 nm-thick SiO 2 layer was evaporated on the sample as a gate dielectric. Subsequently, the PDMS mask was removed, and then a graphite film (6-8 graphene layers) for topgate was transferred onto the area covered with the SiO 2 dielectric layer. Finally, the topgate structures were defined using the oxygen plasma etching.
(ii) We also demonstrated that the pre-patterned graphite topgate lines can be directly assembled/bonded using a polymeric adhesive layer onto a dielectric layer covered monolithic graphene channels and graphite S/D and interconnects, as illustrated in Fig.   S8 . For this approach, the synthesized monolithic structures (graphene channel, and graphite S/D and interconnects) were transferred onto a Si substrate pre-coated with a polyimide passivation layer (thickness: ~2 m). Also, the graphite topgate lines were defined using oxygen plasma etching and then transferred onto a glass slide (thickness: ~ 100 m). A SU8 dielectric layer (thickness: 500 nm, Microchem) was coated onto the substrate containing graphene channel with graphite S/D electrodes and interconnects, and a UV-curable polyurethane adhesive layer (thickness: ~700 nm, Norland Optical
Adhesive 75) was spun on the glass slide with the topgate lines. The two substrates were aligned using a mask-aligner (ABM, Inc.) and then bonded by UV exposure. Finally, monolithic graphene-graphite topgate FET arrays were fabricated by removing the top glass substrate in HF. We note that topgate FET fabricated by process (i) showed higher transconductance levels due to thinner and higher-κ gate dielectrics.
Raman characterization. The Raman spectra were recorded with a WITec CRM200
Raman system with a 532 nm laser as excitation source using 100 objective lens (spot size ~1 μm). We note that our Raman mapping result (Fig. 1d) where R, t s , and t f are bending radius, thickness of substrate, and thickness of graphenegraphite film, respectively (t s » t f ). Also,  = t f / t s  0, and  = [(Young's modulus of graphene-graphite film)/(Young's modulus of substrate)].
Supplementary Figure S1  AFM images of Co catalyst pattern before (left) and after CVD synthesis (right). In order to show the change in the step height of the Co pattern, the graphene and graphite parts synthesized from Cu and Co layers were etched by oxygen plasma before AFM characterization as shown in the right image. The step height difference between two different catalysts almost disappeared due to Co/Cu inter-diffusion during CVD synthesis. Scum residues remained on the pattern edges after plasma exposure due to heating. Supplementary Figure S7  Determination of Cr/Au-graphene and graphitegraphene contact resistances using the transfer length method (TLM) 8, 9 . Total resistance (R) between two electrodes in graphene FET was characterized at different channel lengths (L) and widths (W) in room temperature. Thicknesses of contact materials are 2 nm/100 nm (Cr/Au, square), 100 nm (graphite, triangle) and 300 nm (graphite, circle). The linear plot of the main graph is shown in the inset. The contact resistance values estimated from y-intercepts (at L=0) of this graph are 1110, 880, and 790 •μm for the three cases of Cr/Au, 100 nmgraphite, and 300 nm-graphite, respectively. Figure S8  Vertical, 3D integration by assembling layers of the monolithic graphene-graphite device components. a, Schematic illustration of the assembly process to fabricate top-gate FET arrays. We used the mask-aligner to assemble/align two substrates (top and bottom layers) followed by UV curing to bond two layers with SU8 gate dielectric. b, Optical micrograph (dark-field) of the top-gate FET arrays after removing the top glass substrate using HF. Scale bar, 200 m.
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